summaryrefslogtreecommitdiffstats
path: root/src/video_core/shader/decode/arithmetic_half_immediate.cpp
diff options
context:
space:
mode:
authorReinUsesLisp <reinuseslisp@airmail.cc>2019-04-16 00:48:11 +0200
committerReinUsesLisp <reinuseslisp@airmail.cc>2019-04-16 02:16:10 +0200
commitf43995ec535042d24fa1af637642a2974bfa4773 (patch)
tree9b5526da635742d96d7e3d95d6fd2e95dd5b1399 /src/video_core/shader/decode/arithmetic_half_immediate.cpp
parentgl_shader_decompiler: Fix MrgH0 decompilation (diff)
downloadyuzu-f43995ec535042d24fa1af637642a2974bfa4773.tar
yuzu-f43995ec535042d24fa1af637642a2974bfa4773.tar.gz
yuzu-f43995ec535042d24fa1af637642a2974bfa4773.tar.bz2
yuzu-f43995ec535042d24fa1af637642a2974bfa4773.tar.lz
yuzu-f43995ec535042d24fa1af637642a2974bfa4773.tar.xz
yuzu-f43995ec535042d24fa1af637642a2974bfa4773.tar.zst
yuzu-f43995ec535042d24fa1af637642a2974bfa4773.zip
Diffstat (limited to 'src/video_core/shader/decode/arithmetic_half_immediate.cpp')
-rw-r--r--src/video_core/shader/decode/arithmetic_half_immediate.cpp7
1 files changed, 3 insertions, 4 deletions
diff --git a/src/video_core/shader/decode/arithmetic_half_immediate.cpp b/src/video_core/shader/decode/arithmetic_half_immediate.cpp
index cf4bc0432..fbcd35b18 100644
--- a/src/video_core/shader/decode/arithmetic_half_immediate.cpp
+++ b/src/video_core/shader/decode/arithmetic_half_immediate.cpp
@@ -24,18 +24,17 @@ u32 ShaderIR::DecodeArithmeticHalfImmediate(NodeBlock& bb, u32 pc) {
UNIMPLEMENTED_IF(instr.alu_half_imm.precision != Tegra::Shader::HalfPrecision::None);
}
- Node op_a = GetRegister(instr.gpr8);
+ Node op_a = UnpackHalfFloat(GetRegister(instr.gpr8), instr.alu_half_imm.type_a);
op_a = GetOperandAbsNegHalf(op_a, instr.alu_half_imm.abs_a, instr.alu_half_imm.negate_a);
const Node op_b = UnpackHalfImmediate(instr, true);
Node value = [&]() {
- MetaHalfArithmetic meta{true, {instr.alu_half_imm.type_a}};
switch (opcode->get().GetId()) {
case OpCode::Id::HADD2_IMM:
- return Operation(OperationCode::HAdd, meta, op_a, op_b);
+ return Operation(OperationCode::HAdd, PRECISE, op_a, op_b);
case OpCode::Id::HMUL2_IMM:
- return Operation(OperationCode::HMul, meta, op_a, op_b);
+ return Operation(OperationCode::HMul, PRECISE, op_a, op_b);
default:
UNREACHABLE();
return Immediate(0);