summaryrefslogtreecommitdiffstats
path: root/src/shader_recompiler/frontend/maxwell/translate/impl/load_store_attribute.cpp
diff options
context:
space:
mode:
authorReinUsesLisp <reinuseslisp@airmail.cc>2021-04-12 08:48:15 +0200
committerameerj <52414509+ameerj@users.noreply.github.com>2021-07-23 03:51:27 +0200
commita6cef71cc0b03f929f1bc97152b302562f46bc53 (patch)
treeb6be5bddb79c93233f6081a930634345c353dec2 /src/shader_recompiler/frontend/maxwell/translate/impl/load_store_attribute.cpp
parentinternal_stage_buffer_entry_read: Remove pragma optimize off (diff)
downloadyuzu-a6cef71cc0b03f929f1bc97152b302562f46bc53.tar
yuzu-a6cef71cc0b03f929f1bc97152b302562f46bc53.tar.gz
yuzu-a6cef71cc0b03f929f1bc97152b302562f46bc53.tar.bz2
yuzu-a6cef71cc0b03f929f1bc97152b302562f46bc53.tar.lz
yuzu-a6cef71cc0b03f929f1bc97152b302562f46bc53.tar.xz
yuzu-a6cef71cc0b03f929f1bc97152b302562f46bc53.tar.zst
yuzu-a6cef71cc0b03f929f1bc97152b302562f46bc53.zip
Diffstat (limited to 'src/shader_recompiler/frontend/maxwell/translate/impl/load_store_attribute.cpp')
-rw-r--r--src/shader_recompiler/frontend/maxwell/translate/impl/load_store_attribute.cpp7
1 files changed, 2 insertions, 5 deletions
diff --git a/src/shader_recompiler/frontend/maxwell/translate/impl/load_store_attribute.cpp b/src/shader_recompiler/frontend/maxwell/translate/impl/load_store_attribute.cpp
index f629e7167..79293bd6b 100644
--- a/src/shader_recompiler/frontend/maxwell/translate/impl/load_store_attribute.cpp
+++ b/src/shader_recompiler/frontend/maxwell/translate/impl/load_store_attribute.cpp
@@ -64,7 +64,7 @@ void TranslatorVisitor::ALD(u64 insn) {
BitField<8, 8, IR::Reg> index_reg;
BitField<20, 10, u64> absolute_offset;
BitField<20, 11, s64> relative_offset;
- BitField<39, 8, IR::Reg> stream_reg;
+ BitField<39, 8, IR::Reg> array_reg;
BitField<32, 1, u64> o;
BitField<31, 1, u64> patch;
BitField<47, 2, Size> size;
@@ -100,16 +100,13 @@ void TranslatorVisitor::AST(u64 insn) {
BitField<20, 10, u64> absolute_offset;
BitField<20, 11, s64> relative_offset;
BitField<31, 1, u64> patch;
- BitField<39, 8, IR::Reg> stream_reg;
+ BitField<39, 8, IR::Reg> array_reg;
BitField<47, 2, Size> size;
} const ast{insn};
if (ast.patch != 0) {
throw NotImplementedException("P");
}
- if (ast.stream_reg != IR::Reg::RZ) {
- throw NotImplementedException("Stream store");
- }
if (ast.index_reg != IR::Reg::RZ) {
throw NotImplementedException("Indexed store");
}