summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJannik Vogel <email@jannikvogel.de>2016-05-18 13:59:05 +0200
committerJannik Vogel <email@jannikvogel.de>2016-05-18 14:03:02 +0200
commit3a45eacb16d1d80dd378fc3ae7330fce351a21de (patch)
tree438014cb26c451bf0c97534bb767dcc7ba171d90
parentUpdate ACT:U and create ACT:A (#1809) (diff)
downloadyuzu-3a45eacb16d1d80dd378fc3ae7330fce351a21de.tar
yuzu-3a45eacb16d1d80dd378fc3ae7330fce351a21de.tar.gz
yuzu-3a45eacb16d1d80dd378fc3ae7330fce351a21de.tar.bz2
yuzu-3a45eacb16d1d80dd378fc3ae7330fce351a21de.tar.lz
yuzu-3a45eacb16d1d80dd378fc3ae7330fce351a21de.tar.xz
yuzu-3a45eacb16d1d80dd378fc3ae7330fce351a21de.tar.zst
yuzu-3a45eacb16d1d80dd378fc3ae7330fce351a21de.zip
-rw-r--r--src/core/arm/dyncom/arm_dyncom_interpreter.cpp12
1 files changed, 8 insertions, 4 deletions
diff --git a/src/core/arm/dyncom/arm_dyncom_interpreter.cpp b/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
index 8d4b26815..cfc67287f 100644
--- a/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
+++ b/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
@@ -5527,28 +5527,32 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) {
// SMUAD and SMLAD
if (BIT(op2, 1) == 0) {
- RD = (product1 + product2);
+ u32 rd_val = (product1 + product2);
if (inst_cream->Ra != 15) {
- RD += cpu->Reg[inst_cream->Ra];
+ rd_val += cpu->Reg[inst_cream->Ra];
if (ARMul_AddOverflowQ(product1 + product2, cpu->Reg[inst_cream->Ra]))
cpu->Cpsr |= (1 << 27);
}
+ RD = rd_val;
+
if (ARMul_AddOverflowQ(product1, product2))
cpu->Cpsr |= (1 << 27);
}
// SMUSD and SMLSD
else {
- RD = (product1 - product2);
+ u32 rd_val = (product1 - product2);
if (inst_cream->Ra != 15) {
- RD += cpu->Reg[inst_cream->Ra];
+ rd_val += cpu->Reg[inst_cream->Ra];
if (ARMul_AddOverflowQ(product1 - product2, cpu->Reg[inst_cream->Ra]))
cpu->Cpsr |= (1 << 27);
}
+
+ RD = rd_val;
}
}