diff options
author | Subv <subv2112@gmail.com> | 2018-06-09 23:19:13 +0200 |
---|---|---|
committer | Subv <subv2112@gmail.com> | 2018-06-09 23:19:13 +0200 |
commit | b366b885a13623e13afba36e52765d949bb05766 (patch) | |
tree | ad1a89a8b7686e2947e7eca53716e4e45e27085d /src/video_core/engines/shader_bytecode.h | |
parent | GPU: Added decodings for the ISET family of instructions. (diff) | |
download | yuzu-b366b885a13623e13afba36e52765d949bb05766.tar yuzu-b366b885a13623e13afba36e52765d949bb05766.tar.gz yuzu-b366b885a13623e13afba36e52765d949bb05766.tar.bz2 yuzu-b366b885a13623e13afba36e52765d949bb05766.tar.lz yuzu-b366b885a13623e13afba36e52765d949bb05766.tar.xz yuzu-b366b885a13623e13afba36e52765d949bb05766.tar.zst yuzu-b366b885a13623e13afba36e52765d949bb05766.zip |
Diffstat (limited to '')
-rw-r--r-- | src/video_core/engines/shader_bytecode.h | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/src/video_core/engines/shader_bytecode.h b/src/video_core/engines/shader_bytecode.h index 9f17225f8..ec8dbd370 100644 --- a/src/video_core/engines/shader_bytecode.h +++ b/src/video_core/engines/shader_bytecode.h @@ -330,6 +330,15 @@ union Instruction { } fset; union { + BitField<39, 3, u64> pred39; + BitField<42, 1, u64> neg_pred; + BitField<44, 1, u64> bf; + BitField<45, 2, PredOperation> op; + BitField<48, 1, u64> is_signed; + BitField<49, 3, PredCondition> cond; + } iset; + + union { BitField<10, 2, Register::Size> size; BitField<12, 1, u64> is_output_signed; BitField<13, 1, u64> is_input_signed; |