diff options
author | Subv <subv2112@gmail.com> | 2018-03-21 05:33:56 +0100 |
---|---|---|
committer | Subv <subv2112@gmail.com> | 2018-03-21 15:26:47 +0100 |
commit | c450d264ebf191a03950bc6a52bfad6e78e2eb04 (patch) | |
tree | b4d7ae77a05766e8d5e7acd6f61c897687ee7943 /src/video_core/engines/maxwell_3d.h | |
parent | GPU: Added registers for the number of vertices to render. (diff) | |
download | yuzu-c450d264ebf191a03950bc6a52bfad6e78e2eb04.tar yuzu-c450d264ebf191a03950bc6a52bfad6e78e2eb04.tar.gz yuzu-c450d264ebf191a03950bc6a52bfad6e78e2eb04.tar.bz2 yuzu-c450d264ebf191a03950bc6a52bfad6e78e2eb04.tar.lz yuzu-c450d264ebf191a03950bc6a52bfad6e78e2eb04.tar.xz yuzu-c450d264ebf191a03950bc6a52bfad6e78e2eb04.tar.zst yuzu-c450d264ebf191a03950bc6a52bfad6e78e2eb04.zip |
Diffstat (limited to '')
-rw-r--r-- | src/video_core/engines/maxwell_3d.h | 15 |
1 files changed, 14 insertions, 1 deletions
diff --git a/src/video_core/engines/maxwell_3d.h b/src/video_core/engines/maxwell_3d.h index 4c833dc75..aab282b77 100644 --- a/src/video_core/engines/maxwell_3d.h +++ b/src/video_core/engines/maxwell_3d.h @@ -34,6 +34,7 @@ public: static constexpr size_t NumRenderTargets = 8; static constexpr size_t NumCBData = 16; static constexpr size_t NumVertexArrays = 32; + static constexpr size_t NumVertexAttributes = 32; static constexpr size_t MaxShaderProgram = 6; static constexpr size_t MaxShaderStage = 5; // Maximum number of const buffers per shader stage. @@ -105,7 +106,18 @@ public: } } zeta; - INSERT_PADDING_WORDS(0x8A); + INSERT_PADDING_WORDS(0x5B); + + union { + BitField<0, 5, u32> buffer; + BitField<6, 1, u32> constant; + BitField<7, 14, u32> offset; + BitField<21, 6, u32> size; + BitField<27, 3, u32> type; + BitField<31, 1, u32> bgra; + } vertex_attrib_format[NumVertexAttributes]; + + INSERT_PADDING_WORDS(0xF); struct { union { @@ -348,6 +360,7 @@ private: ASSERT_REG_POSITION(rt, 0x200); ASSERT_REG_POSITION(vertex_buffer, 0x35D); ASSERT_REG_POSITION(zeta, 0x3F8); +ASSERT_REG_POSITION(vertex_attrib_format[0], 0x458); ASSERT_REG_POSITION(rt_control, 0x487); ASSERT_REG_POSITION(tsc, 0x557); ASSERT_REG_POSITION(tic, 0x55D); |